

PRODUCT SPECIFICATION

128*64 DOTS LCD MODULE MODEL: G1206ZDTRNFG-B1 Ver:1.4

- < >> Preliminary Specification
- < >> Finally Specification

CUSTOMER'S APPROVAL								
CUSTOMER:								
SIGNATURE:	DATE:							

APPROVED	PM	PD	PREPARED
BY	REVIEWED	REVIEWED	BY
# 17 m	专件	75.7万。	耶信隆

Revision Status

Version	Revise Date	Page	Content	Modified By
Ver 1.0	2015-12-09		First Issued	
Ver 1.1	2016-02-01	4	Update General Description	
Ver 1.2	2016-10-10	4,10	Update Sample NO.; Update IDD;	
Ver 1.3	2016-11-07	12~14	Add COMMAND TABLE;	
Ver 1.4	2017-03-15	4	Update Sample NO.;	

Table of Contents

No	. Contents Pa	age
1.	TECHNOLOGY DESCRIPTION	4
2.	TYPICAL APPLICATIONS	4
3.	GENERAL DESCRIPTION	4
4.	MECHANICAL SPECIFICATIONS	4
5.	INTERFACE SIGNALS	8
6.	ABSOLUTE MAXIMUM RATINGS	9
7.	ELECTRICAL SPECIFICATIONS	.10
8.	OPTICAL CHARACTERISTICS AT 25°C	.15
9.	LCD COSMETIC CONDITIONS	.16
10.	HANDLING PRECAUTION	. 17
11.	PACKING INSTRUCTION	.18

1. Technology Description

BCD (Bi-stable Cholesteric Display) is a sunlight readable reflective LCD with extremely low power consumption characteristics. Due to the non-volatile memory feature of the technology, zero power is required to retain the image of the display. Energy is only required to change the displayed image. No backlighting is required, only ambient lighting from the surrounding is required. Readability when under direct sunlight is excellent and good contrast from viewing at very wide angles are possible.

2. Typical Applications

This module is intended for general purpose graphic and character display applications. Suggested uses include instrumentation, remote control, electronic product or price label, point of sale display, general purpose indoor or outdoor signage and information display.

3. General Description

The features of LCD are as follows

* Passive matrix bistable cholesteric LCD graphic module

* Color : Blue & White

* Display Type :VA

* Driver/Controller IC :SSD1603

* Interface Input Data : 4-wires Serial Interface

* Driving scheme : Special BCD driving scheme

* Driving Method : 1/64 Duty,static

* Viewing Direction : Full Viewing

* Backlight : Without

* Polarizer Mode : Without polarizer

White character with Blue background

*Sample NO. : G1206ZDTRNFG-B1_03/20170308

4. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Item	Specification	Unit
Module Size	65(W) x 43.4(H) x 1.4(D)	mm
Active Area	55.025(W) x 27.505(H)	mm
Viewing Area	61 MIN(W) x31.4 MIN(H)	mm
Number of Dots	128 X64 Dots	-
Dot Size	0.415(W) x 0.415(H)	mm
Dot pitch	0.43(W) x 0.43(H)	mm








Figure 2: Block Diagram










COG Version IC Interface






Figure 3: Circuit Diagram

5. Interface Signals

Table 2

1	PIN NO.	SYMBOL	FUNCIONS
The voltage is equal to 1/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to 2/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to (N-2)/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to (N-2)/N * V0, where N is equal to the Bias ratio Setting. VDDIO The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. VDDIO This pin is the system power supply pin of the logic block. Power supply for interface logic level. It should be match with the MCU interface voltage level. It must always be equal or lower than VDD. This pin is Data/Command control pin. A high at D/C indicates data input while a low at D/C indicates command input. This pin is pata/Command control pin. A high at D/C indicates data input while a low at D/C indicates command input. To select the chip CSI # must be low and CS2 must set high. This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). BUSY A high level indicates busy status (output driving waveform) of the driver. CIN Connect a capacitor terminal. CIN Connect a capacitor terminal. CONDED DC/DC flying capacitor terminal. CONDED DC	1	V0	
The voltage is equal to 2/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to (N-2)/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage level. It should be match with the MCU interface voltage level. It should be match with the MCU interface voltage level. It should be match with the MCU interface voltage level. It must always be equal or lower than VDD. This pin is bata/Command control pin. A high at D/C indicates command input. These pins are the chip select inputs for communication between MCU. To select the chip Select the chip which CS1# must be low and CS2 must set high. To select the chip CS1# must be low and CS2 must set high. This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). BUSY A high level indicates busy status (output driving waveform) of the driver. DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. DC/DC flying capacitor terminal. Connect a capacitor between C1N and C1P. DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. DC/DC flying capacitor terminal. Connect a capacitor between C3	2	V4	
The voltage is equal to (N-2)/N * V0, where N is equal to the Bias ratio Setting. Panel driving voltage. If bias divider is enabled with the presence of V0. This pin is the system power supply pin of the logic block. This pin is the system power supply pin of the logic block. This pin is the system power supply pin of the logic block. Docton This pin is Data/Command control pin. A high at D/C indicates data input while a low at D/C indicates command input. These pins are the chip Self must be low and CS2 must set high. For serial mode, it is needed to select the chip which CS1# must be low and CS2 must set high. For serial mode, it is needed to select the chip which CS1# must be low and CS2 must set high. This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). A high level indicates busy status (output driving waveform) of the driver. A high level indicates busy status (output driving waveform) of the driver. Docton output voltage. Connect with a capacitor to VSSC. It should be connected to V0. Docton flying capacitor terminal. Connect a capacitor between C1N and C1P. Docton flying capacitor terminal. Connect a capacitor between C2N and C2P. Docton intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. Docton intermediate output voltage. Connect with a capacitor to VSSC. Casp Docton intermediate output voltage. Connect with a capacitor to VSSC. Casp Docton intermediate output voltage. Connect with a capacitor to VSSC. Casp Docton intermediate output voltage. Connect with a capacitor to VSSC. Casp Docton intermediate output voltage. Connect with a capacitor to VSSC. Casp Docton intermediate output voltage. Connect with a capacitor to VSSC. Casp Docton intermediate output voltage. Connect with a capacitor to VSS	3	V3	
Panel driving voltage. If bias divider is enabled with the presence of V0. The voltage is equal to (N-1)/N * V0, where N is equal to the Bias ratio Setting. VDDIO	4	V2	
7 VDDIO Power supply for interface logic level. It should be match with the MCU interface voltage level. It must always be equal or lower than VDD. 8 D/C This pin is Data/Command control pin. A high at D/C indicates data input while a low at D/C indicates command input. These pins are the chip select inputs for communication between MCU. To select the chip CS1# must be low and CS2 must set high. For serial mode, it is needed to select the chip which CS1# must be low and CS2 must set high. This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. 11 SCLK In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). 13 BUSY A high level indicates busy status (output driving waveform) of the driver. 14 VSS Ground. 15 VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. 16 CIP DC/DC flying capacitor terminal. 17 CIN Connect a capacitor between C1N and C1P. DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. 26 C4N Connect a capacitor between C4N and C4P. Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	5	V1	Panel driving voltage. If bias divider is enabled with the presence of V0.
Note	6	VDD	This pin is the system power supply pin of the logic block.
A high at D/C indicates data input while a low at D/C indicates command input. These pins are the chip select inputs for communication between MCU. To select the chip CS I# must be low and CS2 must set high. For serial mode, it is needed to select the chip which CS1# must be low and CS2 must set high. This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). BUSY A high level indicates busy status (output driving waveform) of the driver. VSS Ground. VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. CIP DC/DC flying capacitor terminal. Connect a capacitor between C1N and C1P. DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. C2P DC/DC flying capacitor terminal. Connect a capacitor between C2N and C2P. C1P OC/DC intermediate output voltage. Connect with a capacitor to VSSC. C3P DC/DC intermediate output voltage. Connect with a capacitor to VSSC. C3P DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. C4P OC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. C4P OC/DC intermediate output voltage. Connect with a capacitor to VSSC. C4P DC/DC flying capacitor terminal. C5P OC/DC flying capacitor terminal. C6P OC/DC intermediate output voltage. Connect with a capacitor to VSSC. C4P DC/DC flying capacitor terminal. C6P OC/DC flying capacitor terminal. C7P OC/DC flying capacitor terminal. C8P OC/DC flying capacitor terminal. C8P OC/DC flying capacitor terminal. C9P OC/	7	VDDIO	
To select the chip CS1# must be low and CS2 must set high. For serial mode, it is needed to select the chip which CS1# must be low and CS2 must set high. RESET This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). BUSY A high level indicates busy status (output driving waveform) of the driver. VSS Ground. VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. CONNECT A capacitor terminal. CONNECT A capacitor terminal. CONNECT A capacitor terminal. CONNECT A capacitor terminal. CONNECT A capacitor between C1N and C1P. DC/DC flying capacitor terminal. CONNECT A capacitor between C2N and C2P. DC/DC flying capacitor terminal. CONNECT A capacitor between C2N and C2P. DC/DC intermediate output voltage. Connect with a capacitor to VSSC. CONNECT A capacitor between C3N and C3P. DC/DC flying capacitor terminal. CONNECT A capacitor between C3N and C3P. CONNECT A capacitor between C3N and C3P. VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. C4P DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. C4P DC/DC flying capacitor terminal. C6NDC C4N Connect a capacitor between C4N and C4P. POWER Supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	8	D/C	A high at D/C indicates data input while a low at D/C indicates command input.
This pin is the reset signal input. Initialization of the chip is started once this pin is pulled low. Minimum pulse width for reset sequence is 20us. In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial clock input, (SCLK). BUSY A high level indicates busy status (output driving waveform) of the driver. VSS Ground. DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. DC/DC flying capacitor terminal. C1N Connect a capacitor between C1N and C1P. DC/DC flying capacitor terminal. C2P DC/DC flying capacitor terminal. C3N Connect a capacitor between C2N and C2P. DC/DC flying capacitor terminal. Connect a capacitor between C2N and C2P. DC/DC intermediate output voltage. Connect with a capacitor to VSSC. DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. DC/DC intermediate output voltage. Connect with a capacitor to VSSC. C3P DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. DC/DC flying capacitor terminal. Connect a capacitor between C3N and C3P. DC/DC flying capacitor terminal. Connect a capacitor between C4N and C4P. VC1 Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	9	CS1	To select the chip CS1# must be low and CS2 must set high. For serial mode, it is needed to select the chip which CS1# must be low and
12 SD clock input, (SCLK). 13 BUSY A high level indicates busy status (output driving waveform) of the driver. 14 VSS Ground. 15 VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. 16 C1P DC/DC flying capacitor terminal. 17 C1N Connect a capacitor between C1N and C1P. 18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	10	RESET	This pin is the reset signal input. Initialization of the chip is started once this pin
13 BUSY A high level indicates busy status (output driving waveform) of the driver. 14 VSS Ground. 15 VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. 16 C1P DC/DC flying capacitor terminal. 17 C1N Connect a capacitor between C1N and C1P. 18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	11	SCLK	In serial interface mode, D1 is the serial data input (SDIN), D0 is the serial
14 VSS Ground. 15 VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. It should be connected to V0. 16 C1P DC/DC flying capacitor terminal. 17 C1N Connect a capacitor between C1N and C1P. 18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	12	SD	clock input, (SCLK).
15 VCP1 DC/DC output voltage. Connect with a capacitor to VSSC. 16 C1P DC/DC flying capacitor terminal. 17 C1N Connect a capacitor between C1N and C1P. 18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 23 C3N Connect a capacitor terminal. 24 VCP4 DC/DC flying capacitor terminal. 25 C4P DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 26 C4P DC/DC flying capacitor terminal. 27 Connect a capacitor between C4N and C4P. 28 Power supply for DC-DC converter and analog part of the chip. 18 It should be connected to VDD.	13	BUSY	A high level indicates busy status (output driving waveform) of the driver.
15 VCP1 It should be connected to V0. 16 C1P DC/DC flying capacitor terminal. 17 C1N Connect a capacitor between C1N and C1P. 18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	14	VSS	Ground.
17 C1N Connect a capacitor between C1N and C1P. 18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	15	VCP1	
18 VCP2 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	16	C1P	DC/DC flying capacitor terminal.
If using external mode with HV buffer enabled, it should be connected to V0. 19 C2P DC/DC flying capacitor terminal. 20 C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	17	C1N	
C2N Connect a capacitor between C2N and C2P. 21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	18	VCP2	
21 VCP3 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	19	C2P	
22 C3P DC/DC flying capacitor terminal. 23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	20	C2N	Connect a capacitor between C2N and C2P.
23 C3N Connect a capacitor between C3N and C3P. 24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	21	VCP3	DC/DC intermediate output voltage. Connect with a capacitor to VSSC.
24 VCP4 DC/DC intermediate output voltage. Connect with a capacitor to VSSC. 25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	22	C3P	DC/DC flying capacitor terminal.
25 C4P DC/DC flying capacitor terminal. 26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	23	C3N	Connect a capacitor between C3N and C3P.
26 C4N Connect a capacitor between C4N and C4P. 27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	24	VCP4	DC/DC intermediate output voltage. Connect with a capacitor to VSSC.
27 VCI Power supply for DC-DC converter and analog part of the chip. It should be connected to VDD.	25	C4P	DC/DC flying capacitor terminal.
It should be connected to VDD.	26	C4N	Connect a capacitor between C4N and C4P.
28 VSS Ground.	27	VCI	** *
	28	VSS	Ground.

8/18

6. Absolute Maximum Ratings

6.1 Electrical Maximum Ratings-For IC Only

Table3

Parameter	Symbol	Conditions	Min.	Max.	Unit
	V_{DD}		-0.3	+3.6	V
Supply Voltage	V_{DDIO}	TA=+25℃,	-0.3	Min(VDD+0.5,+3.6)	V
Supply Voltage	V ₀	Referenced to	-0.3	+38	V
	V _{CI}	$V_{SS} = 0V$	-0.3	+3.6	V
Input Voltage	V_{in}		V _{ss} - 0.3	V _{DDIO} + 0.3	V

Note1: $TA = +25 \,^{\circ}$ C.

Note2: The maximum applicable voltage on any pin with respect to VSS (0V).

Note3: The modules may be destroyed if they are used beyond the absolute maximum ratings.

6.2 Environmental Condition

Table4

Item	Opera temper (To	rature	tempe	rage erature stg)	Remark
	Min.	Max.	Min.	Max.	
Ambient temperature	-20°C	+70°C	-30°C	+80°C	Dry
Humidity	90% max. R < 50% RH f temperature	For 40° C $<$ T	40°C `a ≤ Maximuı	m operating	No condensation
Packing vibration(GB/T5170.14-2009)	Frequency ra Acceleration X,Y,Z 30 m	of gravity:5	6G		3 directions

9/18

Note: Product cannot sustain at extreme storage conditions for long time.

7. Electrical Specifications

7.1 Typical Electrical Characteristics

At Ta = 25 °C, $VDD = +3.0V \pm 5\%$, VSS=0V.

Table5

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage	VDD-VSS		-	3.0	-	V
(System)	VCI-VSS		VDD	-	3.5	V
(Oystelli)	VLCD		-	24	-	V
Input signal voltage low	V _{IL}		0	-	0.2V _{DDIO}	V
Input signal voltage high	V _{IH}		0.8V _{DDIO}	-	V_{DDIO}	V
Supply ourrent	IDD	VDD=3.0V	-	0.5	-	mA
Supply current	ICI	VCI=3.0V	-	0.9	2.0	mA

^{*} Internally Generated

7.2 TIMING Specifications

At Ta = +25 °C, VDD = VCI = VDDIO = +3.0V ± 5 %

Table 6

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	60	-	-	ns
t _{AS}	Address Setup Time	10	-	_	ns
t _{AH}	Address Hold Time	20	-	_	ns
t _{DSW}	Write Data Setup Time	30	-	-	ns
t _{DHW}	Write Data Hold Time	30	-	-	ns
T_{CLKL}	Clock Low Time	30	-	-	ns
T_{CLKH}	Clock High Time	30	-	-	ns
t_{CSS}	Chip Select Setup Time (for D7 input)	30	-	-	ns
t _{CSH}	Chip Select Hold Time (for D0 input)	30	-	-	ns
t _R	Rise Time	-	-	10	ns
t _F	Fall Time	-	-	10	ns




Figure 4:Timing characteristic of 4-wires Serial Interface

7.3 COMMAND TABLE

7.3.1. Command Table

(D/C# = 0, R/W#(WR#) = 0, E=1(RD# = 1) unless specific setting is stated)

	10 – 1F 2A – 2F	0	0	0	1	Аз	A ₂	A ₁	A ₀	Set column address	Set the higher nibble of the column address register using A ₃ A ₂ A ₁ A ₀ as data bits. The higher nibble of column address is reset to 0000b after POR.
0	2A – 2F										column address is reset to 0000b after POR.
0	2A – 2F										
0	2A – 2F										
0	2A – 2F			I .					l		[POR=10 _{HEX}] Set the lower nibble of the column address register
0	2A – 2F	l,									using B ₃ B ₂ B ₁ B ₀ as data bits. The lower nibble of
0	2A – 2F	1.69	ı								column address is reset to 0000b after POR.
0	2A – 2F	0	0	0	0	Вз	B ₂	Bı	Bo		[POR=00HEX]
		0	0	1	0	1	X2	1	X ₀	Set Power Control	X ₂ =0: turns off Charge Pump
0			ľ	Ι΄	ľ	Ι' Ι	1.2		7.0	Register	X ₂ =1: turns on Charge Pump
0											X ₀ = 0: turns off Bias Voltage buffer
0											X ₀ =1: turns on Bias Voltage buffer
0											[POR=2A _{HEX}]
	31	0	0	1	1	0	0	0	1	Driving update	Update RAM content to the screen through
										The second secon	segment and common pins.
											Driving sequence is always in:
1 1											VA clearing phase →Idle 1 phase → AA clearing
$\sqcup \sqcup$					_						phase → Idle 2 phase → Driving phase
0	32	0	0	1	1	0	0	1	0	Driving Scheme	Driving Scheme Setting
		l							l		Active Area Control after clearing
		l							l		X ₆ X ₅ =01, Active Area is responsible to data 1
		l		ı			ı		l		X ₆ X ₅ =11, Active Area is responsible to data 0
		l							l		Border Control after clearing
		l		ı		l	l		l		X ₄ = X ₁ = 0, Border is responsible to data 0
		l									X ₄ = X ₁ = 1, Border is responsible to data 1
1 1											X ₃ : driving polarity
											0: M starts as 1 at Driving phase 1: M starts as 0 at Driving phase
											X ₂ : clearing polarity
											0: M starts as 1 at Clearing phase
											1: M starts as 0 at Clearing phase
0		0	X ₆	X5	X4	X3	X2	X ₁	0		[POR=00 _{HEX}]
-	40 – 7F	0	1	X5	X ₄	X ₃	X ₂	X ₁	X ₀	Set Display Start	Display start line register is reset to 000000 after
	40 - 71	_		7.5	/4	1	1/2	1	7.0	Line	POR for all MUX modes. [POR=40 _{HEX}]
0	80	1	0	0	0	0	0	0	0	Set the control	Set the control scheme.
2.3	00	0	0	0	0	0	0	0	0	scheme	
050	B[4:0]	0	0	0	B ₄	Вз	B ₂	B ₁	Bo	17.71474417	B[4:0]: VA Clearing Duration
	C[4:0]	0	0	0	C ₄	C ₃	C ₂	C ₁	Co		C[4:0]: Idle 1 Duration
0	D[4:0]	0	0	0	D ₄	D ₃	D_2	D ₁	Do		D[4:0]: AA Clearing Duration
0	E[4:0]	0	0	0	E ₄	E ₃	E_2	E ₁	E ₀		E[4:0]: Idle 2 Duration
0	F[4:0]	0	0	0	F ₄	F ₃	F ₂	F ₁	Fo		F[4:0]: Driving Duration
0	G[6:1]	0	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	0		G[6:1] : Clearing Voltage
	H[6:1]	0	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	0		H[6:1]: Driving Voltage
0	93	1	0	0	1	0	0	1	1	Set view area phase	X ₃ X ₂ X ₁ X ₀ is Repeat time setting
									l	repeat times	*Remark: If VA clearing phase repeat time is set to
											0, it is also needed to set the idle 1 phase repeat
0		0	0	0	0	X3	X2	X ₁	X ₀		time to 0. [POR=01 _{HEX}]
	94	1	0	0	1	0	1	0	0	Set idle 1 phase	X₃X₂X₁X₀ is Repeat time setting
	3.0	10	ľ	ľ	1	ľ	l	_	_	repeat times	*Remark: If Idle 1 phase repeat time is set to 0, it is
		l	l								also needed to set the VA clearing phase repeat
0		0	0	0	0	X3	X ₂	X ₁	X ₀		time to 0. [POR=01 _{HEX}]
	95	1	0	0	1	0	1	0	1	Set active area	X ₃ X ₂ X ₁ X ₀ is Repeat time setting
	2007/	55		18	20	20	N.	24	50	clearing phase	*Remark: If AA clearing phase repeat time is set to
		l								repeat times	0, it is also needed to set the idle2 phase repeat time
0	c	0	0	0	0	X ₃	X ₂	X ₁	X ₀	92	to 0. [POR=01 _{HEX}]
0	96	1	0	0	1	0	1	1	0	Set idle 2 phase	X ₃ X ₂ X ₁ X ₀ is Repeat time setting
					100	100	100		100	repeat times	*Remark: If Idle 2 phase repeat time is set to 0, it is
		L									also needed to set the AA clearing phase repeat time
553		0	0	0	0		X2	X ₁	X ₀		to 0. [POR=01 _{HEX}]
0	17	4	0	0	1	0	1	1	1	Set drive phase	X ₃ X ₂ X ₁ X ₀ is Repeat time setting [POR=01 _{HEX}]
	97	1	0	U	1.	-					
0	97		12			X ₂	X2	X.	Xo	repeat times	90 57 75 VIV. 54 5 CS180 10 USB50
0		0	0	0	0	X ₃	X ₂	X ₁	X ₀	Research State Control of State Control	X ₀ =0: Column address 00h is manned to SEC0
0	97 A0 – A1	0	12			X ₃	X ₂	X ₁	X ₀	repeat times Set Segment Re- map	X ₀ =0: Column address 00h is mapped to SEG0 X ₀ =1: Column address 83h is mapped to SEG0

0 A2 0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE 0 B0 - B7 0 C0 / C8	7 1 1 0 1 0 1 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1	0 0 0 0 0 0 0 0 0 0	0 1 1 X ₆ 1 0 1 1 0 1 1	0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 1 1 X ₃ 1 0	D ₂	D ₁	D ₀	Set LCD Bias Set analog control Set Entire Display On/Off Set Normal/Reverse Display	Description X ₂ X ₁ X ₀ =000: 1/9 X ₂ X ₁ X ₀ =001: 1/8, X ₂ X ₁ X ₀ =010: 1/7, X ₂ X ₁ X ₀ =010: 1/7, X ₂ X ₁ X ₀ =110: 1/5, X ₂ X ₁ X ₀ =111: 1/4 POR=00 _{HEX}] X ₄ X ₃ = 10: Disable X ₄ X ₃ = 11: Enable X ₁ = 0: Standard BIAS VOLTAGE Buffer Setting X ₁ = 1: Extra BIAS VOLTAGE Buffer Setting POR=00 _{HEX}] X ₀ =0: normal display X ₀ =1: reverse display
0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	1 0 5 1 1 0 1 0	0 0 0 0 0 0 0 0 0	0 1 1 X ₅ 1 0 1 0	0 X ₄ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set analog control Set Entire Display On/Off Set Normal/Reverse	$\begin{array}{l} X_2X_1X_0=001:\ 1/8,\\ X_2X_1X_0=010:\ 1/7,\\ X_2X_1X_0=011:\ 1/6,\\ X_2X_1X_0=100:\ 1/5,\\ X_2X_1X_0=111:\ 1/4\\ [POR=00_{HEX}] \\ X_4X_3=00:\ Disable\\ X_4X_3=11:\ Enable\\ X_1=0:\ Standard\ BIAS\ VOLTAGE\ Buffer\ Setting\\ X_1=1:\ Extra\ BIAS\ VOLTAGE\ Buffer\ Setting\\ [POR=00_{HEX}] \\ X_0=0:\ normal\ display\\ X_0=1:\ entire\ display\ on\\ [POR=A4_{HEX}] \\ X_0=0:\ normal\ display\\ X_0=1:\ reverse\ display$
0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	1 0 5 1 1 0 1 0	0 0 0 0 0 0 0 0 0	0 1 1 X ₅ 1 0 1 0	0 X ₄ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set Entire Display On/Off Set Normal/Reverse	$\begin{array}{l} X_2X_1X_0=010:\ 1/7,\\ X_2X_1X_0=011:\ 1/6,\\ X_2X_1X_0=100:\ 1/5,\\ X_2X_1X_0=111:\ 1/4\\ [POR=00_{HEX}]\\ X_4X_3=00:\ Disable\\ X_4X_3=11:\ Enable\\ X_1=0:\ Standard\ BIAS\ VOLTAGE\ Buffer\ Setting\\ X_1=1:\ Extra\ BIAS\ VOLTAGE\ Buffer\ Setting\\ [POR=00_{HEX}]\\ X_0=0:\ normal\ display\\ X_0=1:\ entire\ display\ on\\ [POR=A4_{HEX}]\\ X_0=0:\ normal\ display\\ X_0=1:\ reverse\ displa$
0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	1 0 5 1 1 0 1 0	0 0 0 0 0 0 0 0 0	0 1 1 X ₅ 1 0 1 0	0 X ₄ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set Entire Display On/Off Set Normal/Reverse	$X_2X_1X_0=100: 1/5,$ $X_2X_1X_0=111: 1/4$ [POR=00HEX] $X_4X_3=00:$ Disable $X_4X_3=11:$ Enable $X_1=0:$ Standard BIAS VOLTAGE Buffer Setting $X_1=1:$ Extra BIAS VOLTAGE Buffer Setting [POR=00HEX] $X_0=0:$ normal display $X_0=1:$ entire display on [POR=A4HEX] $X_0=0:$ normal display $X_0=1:$ reverse display
0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	1 0 5 1 1 0 1 0	0 0 0 0 0 0 0 0 0	0 1 1 X ₅ 1 0 1 0	0 X ₄ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set Entire Display On/Off Set Normal/Reverse	$\begin{split} &X_2X_1X_0=111:\ 1/4\\ &[POR=00_{HEX}]\\ &X_4X_3=00:\ Disable\\ &X_4X_3=11:\ Enable\\ &X_1=0:\ Standard\ BIAS\ VOLTAGE\ Buffer\ Setting\\ &X_1=1:\ Extra\ BIAS\ VOLTAGE\ Buffer\ Setting\\ &[POR=00_{HEX}]\\ &X_0=0:\ normal\ display\\ &X_0=1:\ entire\ display\ on\\ &[POR=A4_{HEX}]\\ &X_0=0:\ normal\ display\\ &X_0=1:\ reverse\ display\\ &X_0=1:\ reverse\$
0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	1 0 5 1 1 0 1 0	0 0 0 0 0 0 0 0 0	0 1 1 X ₅ 1 0 1 0	0 X ₄ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set Entire Display On/Off Set Normal/Reverse	$[POR=00_{HEX}] \\ X_4X_3 = 00: Disable \\ X_4X_3 = 11: Enable \\ X_1 = 0: Standard BIAS VOLTAGE Buffer Setting \\ X_1 = 1: Extra BIAS VOLTAGE Buffer Setting \\ [POR=00_{HEX}] \\ X_0=0: normal display \\ X_0=1: entire display on \\ [POR=A4_{HEX}] \\ X_0=0: normal display \\ X_0=1: reverse display \\ X_0=1$
0 A3 0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	1 0 5 1 1 0 1 0	0 0 0 0 0 0 0 0 0	0 1 1 X ₅ 1 0 1 0	0 X ₄ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set Entire Display On/Off Set Normal/Reverse	$X_4X_3 = 00$: Disable $X_4X_3 = 11$: Enable $X_1 = 0$: Standard BIAS VOLTAGE Buffer Setting $X_1 = 1$: Extra BIAS VOLTAGE Buffer Setting $[POR=00_{HEX}]$ $X_0=0$: normal display $X_0=1$: entire display on $[POR=A4_{HEX}]$ $X_0=0$: normal display $X_0=1$: reverse display
0 A4 - A5 0 A6 - A7 0 A8 0 A9 0 AD 0 AE	0 5 1 7 1 1 0 1 0	0 0 0 0 X ₆	0 1 1 X ₅ 1 0 1 0	X ₄ 0 0 X ₄ 0 0 0 0 0	0 X ₃ 0 0 1 X ₃ 1	0 1 1 0 X ₂	1 X ₁ 0	0 X ₀	Set Entire Display On/Off Set Normal/Reverse	$X_4X_3 = 11$: Enable $X_1 = 0$: Standard BIAS VOLTAGE Buffer Setting $X_1 = 1$: Extra BIAS VOLTAGE Buffer Setting [POR=00HEX] $X_0=0: \text{ normal display}$ $X_0=0: \text{ normal display on}$ $[POR=A4_{HEX}]$ $X_0=0: \text{ normal display}$ $X_0=1: \text{ reverse display}$
0 A4 – A5 0 A6 – A7 0 A8 0 A9 0 AD 0 AE	5 1 7 1 1 0 1 0 1 0	0 0 X ₆ 0 0	1 1 X ₅ 1 0	0 0 X ₄ 0 0	0 0 1 X ₃ 1	1 1 0 X ₂	0 1 0	X ₀	On/Off Set Normal/Reverse	X ₁ = 0: Standard BIAS VOLTAGE Buffer Setting X ₁ = 1: Extra BIAS VOLTAGE Buffer Setting [POR=00 _{HEX}] X ₀ =0: normal display X ₀ =1: entire display on [POR=A4 _{HEX}] X ₀ =0: normal display X ₀ =1: reverse display
0 A4 – A5 0 A6 – A7 0 A8 0 A9 0 AD 0 AE 0 B0 – B7	5 1 7 1 1 0 1 0 1 0	0 0 X ₆ 0 0	1 1 X ₅ 1 0	0 0 X ₄ 0 0	0 0 1 X ₃ 1	1 1 0 X ₂	0 1 0	X ₀	On/Off Set Normal/Reverse	X ₁ = 1: Extra BIAS VOLTAGE Buffer Setting [POR=00 _{HEX}] X ₀ =0: normal display X ₀ =1: entire display on [POR=A4 _{HEX}] X ₀ =0: normal display X ₀ =1: reverse display
0 A4 – A5 0 A6 – A7 0 A8 0 A9 0 AD 0 AE	5 1 7 1 1 0 1 0 1 0	0 0 X ₆ 0 0	1 1 X ₅ 1 0	0 0 X ₄ 0 0	0 0 1 X ₃ 1	1 1 0 X ₂	0 1 0	X ₀	On/Off Set Normal/Reverse	[POR=00 _{HEX}] X₀=0: normal display X₀=1: entire display on [POR=A4 _{HEX}] X₀=0: normal display X₀=1: reverse display
0 A4 – A5 0 A6 – A7 0 A8 0 A9 0 AD 0 AE 0 B0 – B7	5 1 7 1 1 0 1 0 1 0	0 0 X ₆ 0 0	1 1 X ₅ 1 0	0 0 X ₄ 0 0	0 0 1 X ₃ 1	1 1 0 X ₂	0 1 0	X ₀	On/Off Set Normal/Reverse	X ₀ =0: normal display X ₀ =1: entire display on [POR=A4 _{HEX}] X ₀ =0: normal display X ₀ =1: reverse display
0 A4 – A5 0 A6 – A7 0 A8 0 A9 0 AD 0 AE	5 1 7 1 1 0 1 0 1 0	0 0 X ₆ 0 0	1 1 X ₅ 1 0	0 0 X ₄ 0 0	0 0 1 X ₃ 1	1 1 0 X ₂	0 1 0	X ₀	On/Off Set Normal/Reverse	X₀=1: entire display on [POR=A4 _{HEX}] X₀=0: normal display X₀=1: reverse display
0 A6 – A7 0 A8 0 A9 0 AD 0 AE 0 B0 – B7	7 1 1 0 1 0 1 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1	0 X ₆ 0 0	1 1 X ₅ 1 0	0 0 X ₄ 0 0	0 1 X ₃ 1	1 0 X ₂	1	X ₀	On/Off Set Normal/Reverse	X₀=1: entire display on [POR=A4 _{HEX}] X₀=0: normal display X₀=1: reverse display
0 A8 0 0 A9 0 AD 0 AE 0 B0 - B7	1 0 1 0 1 0	0 X ₆ 0 0	1 X ₅ 1 0	0 X ₄ 0 0	1 X ₃ 1	0 X ₂	0		Set Normal/Reverse	[POR=A4 _{HEX}] X ₀ =0: normal display X ₀ =1: reverse display
0 A8 0 0 A9 0 AD 0 AE 0 B0 - B7	1 0 1 0 1 0	0 X ₆ 0 0	1 X ₅ 1 0	0 X ₄ 0 0	1 X ₃ 1	0 X ₂	0		The state of the s	X ₀ =0: normal display X ₀ =1: reverse display
0 A8 0 0 A9 0 AD 0 AE 0 B0 - B7	1 0 1 0 1 0	0 X ₆ 0 0	1 X ₅ 1 0	0 X ₄ 0 0	1 X ₃ 1	0 X ₂	0		The state of the s	X ₀ =1: reverse display
0 A9 0 O AD O AE O BO - B7	0 1 0 1 0 0	X ₆ 0 0 0 0	X ₅ 1 0 1 0	X ₄ 0 0 0	X ₃ 1 0	X ₂	0	0	Display	
0 A9 0 O AD O AE O BO - B7	0 1 0 1 0 0	X ₆ 0 0 0 0	X ₅ 1 0 1 0	X ₄ 0 0 0	X ₃ 1 0	X ₂	0	0		[POR=A6 _{HEX}]
0 A9 0 O AD O AE O BO - B7	0 1 0 1 0 0	X ₆ 0 0 0 0	X ₅ 1 0 1 0	X ₄ 0 0 0	X ₃ 1 0	X ₂	0		Set Multiplex Ratio	To select multiplex ratio N MUX
0 A9 0 0 AD 0 AE 0 B0 - B7	1 0 1 0	0 0 0 0	1 0 1 0	0	1		^1	100		$X_6X_5X_4X_3X_2X_1X_0 = N$ from 2 to 64
0 AD 0 AE 0 B0 - B7	0 1 0 1	0 0	0 1 0	0	0	0		X ₀		[POR=40 _{HEX}]
0 AD 0 AE 0 B0 - B7	1 0 1	0	1 0	0		1	0	1	Analog Control Auto	X ₀ = 0: OFF
0 AD 0 AE 0 B0 - B7	1 0 1	0	1 0	0			1	1	ON/OFF	X ₀ = 1: ON
0 AD 0 AE 0 B0 - B7	1 0 1	0	1 0	0		0	0	X ₀		[POR=00 _{HEX}]
0 AE 0 B0 - B7	0 1 0	0	0	0	1.5	1	0	1	RAM Read/Write	X ₀ = 0: RAM read/write horizontal
0 AE 0 B0 - B7	0	_	-	0		2.5		22	Direction	X ₀ = 1: RAM read/write vertical
0 0 B0 – B7	0	0	1	U	0	0	0	X ₀		[POR=00 _{HEX}]
0 B0 – B7	-			0	1	1	1	0	Set Auto Charge	$X_6X_5X_4X_3X_2X_1X_0$:
0 B0 – B7	-		1	1	1		l		pump Threshold	Auto Charge Pump Threshold
0 B0 – B7	-	1		1	1		l		Value	If contrast setting > threshold, 16X Charge Pump
0 B0 – B7	-	1		ı	1		l			setting would be selected,
	7 1	X ₆	X5	X ₄	X ₃	X_2	X ₁	X ₀		Otherwise, 8X Charge Pump is used. [POR=20HEX]
	1.0	0	1	1	0	X ₂	X ₁	X ₀	Set Bage Address	Set GDDRAM Page Address (0-7) for read/write
0 C0/C8	1	ľ	1	Ι.	ľ	^2	^1	^0	Set Page Address	using X ₂ X ₁ X ₀
0 C0/C8		1		1	1		l			[POR=B0 _{HEX}]
	1	1	0	0	X ₃	0	0	0	Set COM Output	X ₃ =0: normal mode
		1.	ľ	ľ	1.0	ľ	Ĭ	ľ	Scan Direction	X ₃ =1: remapped mode
		1		ı	1		l			COM0 to COM [N-1] becomes COM [N-1] to COM0
		1		ı	1		l			when Multiplex ratio is equal to N.
				_						[POR=C0 _{HEX}]
0 D3	1	1	0	1	0	0	1	1	Set Display Offset	After setting MUX ratio less than default value, data
		1		ı	1		l			will be displayed at the beginning/towards the end
		1		ı	1		l			of display matrix.
		1		ı	1		l			To move display towards Row 0 by L, $X_5X_4X_3X_2X_1X_0 = L$
			1	1	1	1	1	1		To move display away from Row 0 by L,
			1	1	1	1	1	1		$X_5X_4X_3X_2X_1X_0 = Y - L$
			1	1	1	1	1	1		Note: max value of L = Y – display MUX
g		2		-	100	550	9.97			Y represents POR default MUX
0	0	0	X5	X4	X ₃	_	X ₁	X ₀		[POR=00 _{HEX}]
0 E2	1	1	1	0	0	0	1	0	Software Reset	Initialize internal status registers.
0	1	1	1	0	0	0	1	1		
0 E3	1	1	1	0	0	0	1	1	NOP	No operation
0 E9	1	1	1	0	1	0	0	1	Set Bias Resistor	X ₇ = 0: Disable
10000	145		100	0,00	127		20	20	Ladder	X ₇ = 1: Enable
0	X ₇	0	0	0	0	1	0	0		[POR=04 _{HEX}]
0 F6	1	1	1	1	0	1	1	0	Set Internal	X ₆ = 0: Disable
	_		_			I.	[_	_	Oscillator	X ₆ = 1: Enable
0	0	X ₆	0	0	0	0	0	0		[POR=00 _{HEX}]
0 FD	1	1	1	1	1	1	0	1	Lock/unlock driver	X ₂ = 0: unlock driver
		1		1						X ₂ = 1: lock driver
		1	1	1	1	1	1	1		Or unlock driver when hardware reset
			1	1						(No command or data will be written to driver when
				1	1	1	1	1		the lock is high)
					1	1		I co		
0	0	0	0	1	0	X2	1	0		
0 FE	0	0	0	1	0	X ₂	1	0	Set Clock Enable	[POR=12 _{HEX}]
		_	_	1			_	_	Set Clock Enable	

7.3.2.Read Command Table

(D/C# = 0, R/W#(WR#) = 1, E=1(RD# = 0) unless specific setting is stated)

D/C	Hex	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Command	Description		
0	00 - FF		_	D ₅ Χ ₅	0	_	_			Command Status Register Read	Description X ₇ =0: indicates the driver is ready for command. X ₇ =1: indicates the driver is Busy. X ₆ =0: indicates normal segment mapping with column address. X ₆ =1: indicates reverse segment mapping with column address. X ₅ =0: indicates the display is ON. X ₅ =1: indicates the display is OFF. X ₃ X ₂ X ₁ X ₀ = 0010, the 4-bit is fixed to 0010 which		
											could be used to identify as Device.		

7.4 Temperature Compensation

Table 7: TC Table

	View Area	View Area Idle	Active Area	Active Area	Drive
Temperature, T(℃)	Clear Duration	Duration	Clear Duration	Idle Duration	Duration
.(0)	(ms)	(ms)	(ms)	(ms)	(ms)
50≤T<70	6	12	100	12	6
10≤T<50	18	12	100	12	18
0≪T<10	35	12	150	12	35
-5≪T<0	50	12	200	12	50
-10≤T<-5	80	12	250	12	80
-15≪T<-10	150	12	350	12	150
-20≤T<-15	350	12	700	12	350

8. Optical Characteristics at 25° C

Table 8

Itom	Cymbol		Value		Unit	Condition	
Item	Symbol	Min.	Typ.	Max.	Unit		
Image refresh time	-	-	1.8	-	S	VDD=3.0V, VLCD =24V, @25□	
Contrast ratio	CR	-	6	-	-	-	
0-4:	θ1(6 o'clock)	-	80	-		$\phi = 0^{\circ}$	T 7
Optimum viewing area	θ2(12 o'clock)	-	80	-	DEG -		Vop= Optimum voltage
$\operatorname{Cr} \geqslant 2$	\$\phi1(3 o'clock)	-	80	-		A 00	
	\$\phi 2(9 o'clock)	-	80	-		$\phi = 0^{\circ}$	

8.1 Optical Characteristics Definition

8.1.1 Viewing Angle




Figure 5

8.1.2 Contrast Ratio

B1 = pixel luminance at stable dark state

B2 = pixel luminance at stable bright state

Contrast Ratio = B2/B1

9. LCD Cosmetic Conditions

LCD size of the product is small.

Model No.: G1206ZDTRNFG-B1 Ver:1.4

16/18

10. HANDLING PRECAUTION

(1) Mounting Method

The panel of the LCD Module consists of two thin glass plates with polarizers which easily get damaged since the Module is fixed by utilizing fitting holes in the printed circuit board. Extreme care should be taken when handling the LCD Modules.

(2) Caution of LCD handling & cleaning

When cleaning the display surface, use soft cloth with solvent (recommended below) and wipe lightly.

- Isopropyl alcohol
- Ethyl alcohol
- Trichloro trifloro thane

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water

- Ketone

- Aromatics

(3) Caution against static charge

The LCD Module use C-MOS LSI drivers, so we recommend that you connect any unused input terminal to VDD or VSS, do not input any signals before power

is turned on. And ground your body, Work/assembly table. And assembly equipment to protect against static electricity.

(4) Packaging

- Modules use LCD elements, and must be treated as such. Avoid intense shock and falls from a height.
- To prevent modules from degradation. Do not operate or store them exposed directly to sunshine or high temperature/humidity.

(5) Caution for operation

- It is indispensable to drive LCD's within the specified voltage limit since the higher voltage than the limit shorten LCD life. An electrochemical reaction due to direct current causes LCD deterioration, Avoid the use of direct current drive.
- Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD's show dark color in them. However those phenomena do not mean malfunction or out of order with LCD's. Which will come back in the specified operating temperature range.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- A slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.

Usage under the relative condition of 40°C, 50%RH or less is reequired.

(6) Storage

In the case of storing for a long period of time (for instance.) For years) for the purpose or replacement use, The following ways are recommended.

- Storage in a polyethylene bag with sealed so as not to enter fresh air outside in it, And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light is. Keeping temperature in the specified storage temperature range.
- Storing with no touch on polarizer surface by the anything else. (It is recommended to store them as they have been contained in the inner container at the time of delivery)

(7) Safety

- It is recommendable to crash damaged or unnecessary LCD into pieces and wash off liquid crystal by using solvents such as acetone and ethanol.

Which should be burned up later.

(8) Other

- After the product shipped, any product quality issues must be feedback within three months, otherwise, we will not be responsible for the subsequent or consequential events.

